Detection and masking of trojan circuits in sequential logic | Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tehnika i informatika – Tomsk State University Journal of Control and Computer Science. 2018. № 42. DOI: 10.17223/19988605/42/10

Detection and masking of trojan circuits in sequential logic

Download file

Counter downloads: 215

Keywords

последовательностью схемы, управляемость и наблюдаемость полюсов комбинационной схемы, вредоносные подсхемы, сокращенные упорядоченные двоичные диаграммы решений (ROBDD), рабочая область, sequential circuits, controllability and observability of combinational circuit nodes, State Transition Graph (STG), Malicious circuit (Trojan Circuit), Reduced Ordered Binary Decision Diagram (ROBDD), working area

Authors

Name	Organization	E-mail
Matrosova Anjela Yu.	Tomsk State University	mau11@yandex.ru
Mitrofanov Evgeny V.	Tomsk State University	gvaz@yandex.ru
Ostanin Sergey A.	Tomsk State University	sergeiostanin@yandex.ru
Butorina Nataly B.	Tomsk State University	nnatta07@mail.ru
Pakhomova Elena G.	Tomsk State University	peg@tpu.ru
Shulga Sergey A.	Tomsk State University	shsa@me.com

Всего: 6

References

Karri, R., Rajendran, J., Rosenfeld, K. & Tehranipoor, M. (2010) Trustworthy Hardware: Identifying and Classifying Hardware Trojans. Computer. 43(10). pp. 39-46. DOI: 10.1109/MC.2010.299

Salmani, H., Tehranipoor, M. & Plusquellic, J. (2012) A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20(1). pp. 112-125. DOI: 10.1109/TVLSI.2010.2093547

Dupuis, S., Ba, P.S., Natale, G.D., Flottes, M.L. & Rouzeyre, B. (2014) A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans. IEEE 20th International On-Line Testing Symposium (IOLTS). pp. 49-54. DOI: 10.1109/TOLTS.2014.6873671

Imeson, F., Emtenan, A., Garg, S. & Tripunitara, M.V. (2013) Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation. Proc. of the 22Nd USENIX Conference on Security. Berkeley,CA. pp. 495-510.

Liu, B. & Wang, B. (2014) Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. Design, Automation Test in Europe Conference Exhibition (DATE). pp. 1-6. DOI: 10.1109/TOLTS.2014.6873671

Chakraborty, R.S., Pagliarini, S., Mathew, J., Ranjani, R.S. & Devi, M.N. (2017) A Flexible Online Checking Technique to Enhance Hardware Trojan Horse Detectability by Reliability Analysis. IEEE Trans. Emerg. Top. Comput. 5(2). pp. 260-270. DOI: 10.1109/TETC.2017.2654268

Waksman, A., Suozzo, M. & Sethumadhavan, S. (2013) FANCI: Identification of Stealthy Malicious Logic Using Boolean Func tional Analysis. Proc. of the 2013 ACM SIGSAC Conference on Computer & Communications Security. pp. 697-708. DOI: 10.1109/SP.2011.32.

Matrosova, A., Ostanin, S. & Kirienko, I. (2014) Generating all test patterns for stuck-at faults at a gate pole and their connection with the incompletely specified Boolean function of the corresponding subcircuit. 14th Biennial Baltic Electronic Conference (BEC). pp. 85-88.

Matrosova, A.Y., Kirienko, I.E., Tomkov, V.V. & Miryutov, A.A. (2016) Reliability of Physical Systems: Detection of Malicious Subcircuits (Trojan Circuits) in Sequential Circuits. Russian Physics Journal. 59(8). pp. 1281-1288. DOI: 10.1007/s11182-016-0903-8

Busaba, F.Y. & Lala, P.K. (1994) Self-checking combinational circuit design for single and unidirectional multibit error. Journal of Electronic Testing. 5(1). pp. 19-28. DOI: 10.1007/BF00971960

Matrosova, A. & Ostanin, S. (2000) Self-checking FSM design with observing only FSM outputs. International Journal of VLSI Design. pp. 153-154. DOI: 10.1109/OLT.2000.856629

Matrosova, A., Andreeva, V. & Melnikov, A. (2016) ROBDDs application for finding the shortest transfer sequence of sequential circuit or only revealing existence of this sequence without deriving the sequence itself. IEEE East-West Design Test Symposium (EWDTS). pp. 1-4.

Yang, S. (1991) Logic Synthesis and Optimization Benchmarks User Guide Version 3.0.

ABC: A System for Sequential Synthesis and Verification. [Online] Available from: http://www.eecs.berkeley.edu/~alanmi/abc/.