Hardware protection of digital devices
In the last decade, the problem of protection and additional control of VLSI projects with the aim of detecting the consequences of unauthorized third-party interference in a project with different fundamental goals became urgent. Such actions are deliberate and carefully hidden, which prevents the direct application of existing methods for testing and functional control of VLSI. The task of protecting projects of digital devices at a structural level from malicious misrepresentation and copyright infringement is considered. The algorithm of controlled coding of combinational structures, based on the use of methods and tools for test diagnostics, is proposed. The algorithm does not require the simulation of device malfunctions in an explicit form, which reduces the number of computational procedures for encoding the circuit. The features of SoC design are considered. Attention is focused on the need to create and develop a unified approach to reviewing the tasks of monitoring and verification of projects (taxonomy of deviations). Taxonomy deviations include the analysis of errors that occur directly in the design process, and deliberate distortion during the design and manufacturing stages.
Keywords
coding logic circuits,
copyright protection,
digital economy,
VLSI design,
кодирование логических схем,
защита авторских прав,
цифровая экономика,
СБИСAuthors
| Zolotorevich Ludmila A. | Belarusian State University of Informatics and Radioelectronics | zolotorevichla@bsuir.by |
Всего: 1
References
Yasin M., Rajendran J., Sinanoglu O., Karri R. On Improving the Security of Logic Locking // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2016. V. 35, No. 9. P. 1411-1424.
Золоторевич Л.А. Исследование методов и средств верификации проектов и генерации тестов МЭС // Проблемы разработки перспективных микроэлектронных систем (МЭС-2006) : сб. науч. тр. всерос. науч.-техн. конф. / под общ. ред. А. Л. Стемпковского. М. : ИППМ РАН, 2006. С. 163-168.
Karousos N., Pexaras K., Karybali I.G., Kalligeros E. Weighted Logic Locking: a New Approach for IC Piracy Protection // IEEE 23rd Int. Symposium on On-Line Testing and Robust System Design (IOLTS). 2017. P. 221-226.
Chakraborty R.S., Bhunia S. Security against Hardware Trojan through a Novel Application of Design Obfuscation // IEEE/ACM Int. Conference on Computer-Aided Design. 2009. P. 113-116.
Roy J.A., Koushanfar F., Markov I.L. EPIC: Ending Piracy of Integrated Circuits // IEEE Computer. 2010. V. 43, No. 10. P. 30-38.
Dupuis S., Rouzeyre B., Flottes M.-L., Natale G.D., Ba P.-S. New Testing Procedure for Finding Insertion Sites of Stealthy Hard ware Trojans // DATE: Design, Automation and Test in Europe. Grenoble, 2015. P. 776-781.
Xiao K., Forte D., Jin Y., Karri R., Bhunia S., Tehranipoor M. Hardware Trojans: Lessons learned after one decade of research // ACM transactions on design automation of electronic system. 2016. V. 22, No. 1. P. 1-23.
Shakya B., Salmani T.H., Forte D., Bhunia S., Tehranipoor M. Benchmarking of hardware Trojans and maliciously affected circuits // J. Hardw. Syst. Secur. (HaSS). 2017. V. 1 (1). P. 85-102.
Сергейчик В.В., Иванюк А.А. Методы лексической обфускации VHDL-описаний // Information Technologies and Systems 2013 (ITS 2013) : Proc. of The Int. Conference. BSUIR. Minsk, 2013. С. 198-199.
Zolotorevich L.A. Project verification and construction of superchip tests at the RTL level // Automation and Remote Control. 2013. V. 74, is. 1. P. 113-122.
Rajendran J., Sam M., Sinanoglu O., Karri R. Security analysis of integrated circuit camouflaging // ACM SIGSAC conference on Computer & communications security. Germany, Berlin. 04-08 November 2013. P. 709-720.
