Deriving approximate circuits for TMR technique applied to synchronous sequential circuits | Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tehnika i informatika – Tomsk State University Journal of Control and Computer Science. 2023. № 62. DOI: 10.17223/19988605/62/14

Deriving approximate circuits for TMR technique applied to synchronous sequential circuits

Triple-Modular Redundancy (TMR) technique is one of the conventional approaches to provide reliable functioning of logical circuits. In the frame of this technique three identical circuits are applied, their like outputs are connected with a voting circuit. Correct functioning of such system is guaranteed, if one of three circuits is fault. When using outsourcing it is possible to inject a Trojan Circuit in the same line of each identical circuits of TMR, and TMR technique becomes vulnerable. One way of confronting to vulnerability is connected with applying instead of identical sequential circuits two approximate circuits and one correct circuit that implements the proper functioning. The suggested approach guarantees absence of unprotected area that as a rule appears when using approximate circuits in TMR techniques. Contribution of the authors: the authors contributed equally to this article. The authors declare no conflicts of interests.

Download file
Counter downloads: 7

Keywords

synchronous sequential circuits, irredundant system of SoPs, approximate circuits, TMR technique, literal constant faults of irredundant system of SoPs

Authors

NameOrganizationE-mail
Ostanin Sergey A.Tomsk State Universitysergeiostanin@yandex.ru
Matrosova Angela Yu.Tomsk State Universitymau11@yandex.ru
Andreeva Valentina V.Tomsk State Universityavv.21@mail.ru
Всего: 3

References

Sanchez Clemente A., Entrena L., Garsea-Valderas M., Lopez-Ongil C. Logic masking for SET mitigation using approximate logic circuits // Proc. of 18th IOLTS. 2012. P. 176-181.
Sanchez Clemente A.J. Transient error mitigation by means of approximate logic circuits: Thesis Doctoral / Universidad Carlos III de Madrid. Madrid, 2017.
Chaudhury M.R., Mohandram K. Approximate logic circuits for low overhead non-intrusive concurrent error detection // Proceedings of DATE. 2008. P. 902-908.
Kohavi I., Kohavi Z. Detection of multiple faults in combinational logic networks // IEEE Transactions on Computers. 1972. V. C-21, № 6. P. 556-558.
Матросова А.Ю. Построение полного теста для схем, синтезированных методом факторизации // Автоматика и вычисли тельная техника. 1978. № 5. C. 42-45.
 Deriving approximate circuits for TMR technique applied to synchronous sequential circuits | Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tehnika i informatika – Tomsk State University Journal of Control and Computer Science. 2023. № 62. DOI: 10.17223/19988605/62/14

Deriving approximate circuits for TMR technique applied to synchronous sequential circuits | Vestnik Tomskogo gosudarstvennogo universiteta. Upravlenie, vychislitelnaja tehnika i informatika – Tomsk State University Journal of Control and Computer Science. 2023. № 62. DOI: 10.17223/19988605/62/14

Download full-text version
Counter downloads: 443