Infrastructure IP for SoC diagnosis and repair service
This paper suggests innovative approach to the I-IP designing of F-IP SoCs, oriented on fault detection, diagnosis and repair dy using of the given set of defects represented in fault table. Embedded into silicon services are testing, fault simulation and diagnosis in the real time. The diagnosis uses structural-algebraic method for the fault searching and repairing in the functional modules based on the defect tables coming from embedded fault simulator.
Download file
Counter downloads: 291
Keywords
диагностирование дефектов , моделирование неисправностей , диагностика в реальном времени , fault detection , fault simulator , diagnosis in the real timeAuthors
| Name | Organization | |
| Hahanov V.I. | hahanov@kture.kharkov.ua |
References
Автоматизация диагностирования электронных устройств / Ю.В. Малышенко и др. / Под ред. В.П. Чипулиса. М.: Энергоатомиздат, 1986.
Francisco DaSilva, Yervant Zorian, Lee Whetsel, Karim Arabi, Rohit Kapur. Overview of the IEEE P1500 Standard // ITC International Test Conference. 2003. P. 988 - 997.
IEEE 1500 Web Site. http://grouper.ieee.org/groups/1500/.16. Douglas Densmore, Roberto Passerone, Alberto Sangiovanni-Vincentelli. A Platform-Based taxonomy for ESL design, Design&Test of computers, september-october 2006. P. 359 - 373.
Zorian Y., Gizopoulos D. Gest editors' introduction: Design for Yield and reliability // IEEE Design & Test of Computers. May-June 2004. P. 177 - 182.
Zorian Y. What is Infrastructure IP // IEEE Design & Test of Computers. May-June 2002. P. 5 - 7.
Хаханов В.И., Хаханова И.В. VHDL + Verilog = Синтез за минуты. Харьков: СМИТ, 2007.
Парфентий А.Н., Хаханов В.И., Литвинова Е.И. Модели инфраструктуры сервисного обслуживания цифровых систем на кристаллах // АСУ и приборы автоматики. 2007. Вып. 138. С. 83 - 99.
Hahanov V., Kteaman H., Ghribi W., Fomina E. HEDEFS - Hardware embedded deductive fault simulation // Proc. volume from the 3rd IFAC Workshop, Rydzyna, Poland, 2006. P. 25 - 29.
Rossen K. Discrete Mathematics and its Applications. McGraw Hill, 2003.
Shoukourian S., Vardanian V., Zorian Y. SoC Yield Optimization via an Embedded-Memory Test and Repair Infrastructure // IEEE Design and Test of Computers. 2004. P. 200 - 207.
Youngs L., Paramanandam S. Mapping and Repairing Embedded-Memory Defects // IEEE Design and Test of Computers. 1997. P. 18 - 24.
Zorian Y., Shoukourian S. Embedded-Memory Test and Repair: Infrastructure IP for SoC Yield // IEEE Design and Test of Computers. 2003. P. 58 - 66.
Hamdioui S., Gaydadjiev G.N., Van de Goor A.J. The State-of-the-art and Future Trends in Testing Embedded Memories // Records IEEE Intern. Workshop on Memory Technology, Design, and Testing, San Jose, CA, August 2004. P. 54 - 59.
Zhong Y., Dropsho S.G., Shen X., Studer A., Ding C. Miss Rate Prediction Across Program Inputs and Cache Configurations // IEEE Trans. on Computers. 2007. P. 328 - 343.
Bergeron J. Writing testbenches: functional verification of HDL models. Springer, 2003.
Rashinkar P., Paterson P., Singh L. System-on-chip Verification: Methodology and Techniques, Kluwer Academic Publishers, 2002.
IEEE-1800 IEEE Standard for System Verilog Language, 2005.
Бондаренко М.Ф., Кривуля Г.Ф., Рябцев В.Г., Фрадков С.А., Хаханов В.И. Проектирование и диагностика компьютерных систем и сетей. К.: НМЦ ВО, 2000.
