The problem of intellectual property protection in design process of FPGA Xilinx is considered. Soft- and hardware destined to control license agreements are discussed, because such an agreement for Xilinx FPGA CAD forbids the use of this tool for a reverse engineering. It is shown, that there are classes of FPGA devices whose configuration files are not decompilable. In particular, such a class consists of devices with partial dynamic reconfiguration by means of an internal reconfiguration controller.
Download file
Counter downloads: 82
- Title Protecting intellectual property in FPGA Xilinx design
- Headline Protecting intellectual property in FPGA Xilinx design
- Publesher
Tomsk State University
- Issue Prikladnaya Diskretnaya Matematika - Applied Discrete Mathematics 2(24)
- Date:
- DOI
Keywords
перепроектирование, FPGA, защита интеллектуальной собственности, reverse engineering, FPGA, intellectual property protectionAuthors
References
Musker D. C. Reverse engineering // Protecting & Exploiting Intellectual Property in Electronics, IBC Conferences, 10 June 1998. www.jenkins-ip.com/serv/serv_6.htm
Wollinger T., Guarjardo J., and Paar C. Security on FPGAs: State-of-the-Art implementations and attacks // ACM Trans. Embedded Comput. Systems. 2004. V.3. No.3. P. 534-574.
Wollinger T. and Parr C. How secure are FPGAs in cryptographic applications // LNCS. 2003. V. 2887. P. 91-100.
Trimberger S. Trusted design in FPGAs // Proc. 44th Annual Design Automation Conf. (DAC'07). N.Y.: ACM, 2007. P. 5-8.
Note J.-B. and Rannaud E. From the bitstream to the netlist // Proc. 16th Int. ACM/SIGDA Symp. on FPGA. N.Y.: ACM, 2008. P. 264-264.
Beckhoff C., KochD., and Torresen J. The Xilinx Design Language (XDL): Tutorial and use cases // 6th Int. Workshop ReCoSoC'11, Montpellier, France, 2011. P. 1-8.
Введение в криптографию / под ред. В. В. Ященко. СПб.: Питер, 2001. 288 с.
Cifuentes C. and Gough K. J. Decompilation of binary programs // Software - Practice & Experience. 1995. V.25. No. 7. P. 811-829.
Beckhoff C., KochD., and Torresen J. Go ahead: a partial reconfiguration framework // 20th Annual IEEE Int. Symp. on Field-Programmable Custom Comp. Machines, April 29 - May 1, 2012, Toronto, Canada. P. 27-44.
Partial Reconfiguration User Guide UG702 (v13.1). Xilinx Inc., March 1, 2011. 124p.
Majzoobi M., Koushanfar F., and Potkonjak M. FPGA-oriented security // Introduction to Hardware Security and Trust / eds. M. Tehranipour and M. Wang. Springer, 2011. P. 195-231.

Protecting intellectual property in FPGA Xilinx design | Prikladnaya Diskretnaya Matematika - Applied Discrete Mathematics. 2014. № 2(24).
Download full-text version
Counter downloads: 203