Deriving Approximate logic circuits for triple-modular redundancy (TMR) schemes | Izvestiya vuzov. Fizika. 2022. № 4. DOI: 10.17223/00213411/65/4/150

Deriving Approximate logic circuits for triple-modular redundancy (TMR) schemes

TMR technologies are often applied for providing reliable functioning of discrete systems. But a possibility of injection the same Trojan Circuit (TC) in each copy of a TMR scheme turns the classical TMR technology into vulnerable design. To defend TMR schemes from TC injections it is possible to apply instead of three identical circuits one of them and two approximate circuits. Unfortunately this approach originates unprotected area when one of these circuits is fault. In this paper it is proposed to derive approximate circuits on a stage of forming systems of Sums of Products (SoPs). Then the obtained system are applied for synthesis of the corresponding approximate circuit. This approach gives additional means for cutting an unprotected area in comparison with deriving approximate circuits from the given combinational circuit that is conventionally used. Algorithms of generating approximate systems of Boolean functions from the given irredundant system of SoPs are suggested and the algorithm of appreciating of the unprotected area is developed.

Download file
Counter downloads: 24

Keywords

combinational circuits, irredundant system of SoPs, approximate logic circuits, TMR technologies, test patterns for stuck-at faults

Authors

NameOrganizationE-mail
Matrosova A.National Research Tomsk State Universitymau11@yandex.ru
Ostanin S.National Research Tomsk State Universitysergeiostanin@yandex.ru
Goshin G.Tomsk State University of Control Systems and Radioelectronicsgoshingg@svch.tusur.ru
Всего: 3

References

Chaudhury M.R., Mohandram K. // Proc. DATE. - 2008. - P. 902-908.
Sanchez Clemente A., Entrena L., Garsea Valderas, Lopez-Ongil C. // Proc. of 18-th IOLTS. - 2012. - P. 176-18.
Antonio Jose Sanchez Clemente. Transient Error Mitigation by Means of Approximate Logic Circuits: Tesis Doctoral. - Universidad Carlos III de Madrid, 2017.
Touba N.A., McCluskey E.J. // IEEE Trans.Computer-aided Design. - 1997. - V. 16. - P. 783-789.
Saposhnikov V.V. et al. // Proc. Asian Test Symposium. - 1998. - P. 296-300.
Das D., Touba N. //j. Electron. Testing: Theory and Applications. - 1999. - V. 15. - P. 145-155.
Kohavi I., Kohavi Z. // IEEE Trans.Comput. - 1972. - V. C-21. - No. 6. - P. 556-558.
Матросова А.Ю. // Автоматика и вычислительная техника. - 1978. - № 5. - С. 42-45.
Матросова А.Ю., Кудин Д.В., Николаева Е.А. // Вестник Томского государственного университета. Управление. Вычислительная техника и информатика. - 2011. - № 2. - С. 99-107.
Karnaugh M. // Trans. Am. Institute of Electrical Engineers. Part I: Communication and Electronics. - 1953. - V. 72 (5). - P. 593-599.
 Deriving Approximate logic circuits for triple-modular redundancy (TMR) schemes | Izvestiya vuzov. Fizika. 2022. № 4. DOI: 10.17223/00213411/65/4/150

Deriving Approximate logic circuits for triple-modular redundancy (TMR) schemes | Izvestiya vuzov. Fizika. 2022. № 4. DOI: 10.17223/00213411/65/4/150